Notice of References Cited Application/Control No. 10/041,671 Examiner SHAMBHAVI PATEL Applicant(s)/Patent Under Reexamination ADIR, ALLON Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	Α	US-			
	В	US-			
	С	US-			
	D	US-			
	Е	US-			
	F	US-			
	G	US-			
	Ι	US-			
	-	US-			
	7	US-			
	K	US-			
	┙	US-			
	М	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					
	Р					
	Q					
	R					
	S					
	Т					

NON-PATENT DOCUMENTS

	Boodillatto						
*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)					
*	U	Genie: Genesys-MP User's Guide. Chapters 1-4, 1999.					
*	\ \	Luo et al. "Development and Validation of a Hierarchical Memory Model Incorporating CPU- and Memory- Operation Overlap", ACM 1998.					
	w	Taylor et al. "Functional Verification of a Multiple-Issue, Out-of-Order, Superscalar Alpha Processor—The DEC Alpha 21264 Microprocessor", 1998.					
	х						

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)

Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.